This document provides the floorplan of Small Shell
PCIS bus is physically located in SLR1 in SMALL_SHELL. Any customer logic interfacing with this bus should reside in SLR1.
AWS FPGA PCIe Memory Map
Supported DDR configurations in sh_ddr.sv
